



---

# Progress on the L1 Calorimeter Trigger (WBS 1.2.1)

Hal Evans      Columbia University  
for the L1Cal group



# Outline


---

- **Simulation Update**
  - choice of baseline algorithms
- **Baseline Design**
  - ADC-Digital-Filter Board
  - Trigger Algorithm Board



# L1 Cal in Run IIa



- DØ U-LAr Calorimeter
  - ◆ Hermetic:  $|h| < 4.2$
  - ◆ Energy Resolution
    - EM:  $\sim 14\%/\sqrt{E} \wedge < 1\%$
    - Jet:  $\sim 80\%/\sqrt{E}$
  - ◆ Cells:  $Dh/Df = 0.1/0.1$
  - ◆ Sampling: 4 EM, 4-5 Had
- Level-1 Calorimeter Trigger
  - ◆ Using Run 1b System (1990)
  - ◆ Unit = Trigger Tower (TT)
    - $Dh/Df = 0.2/0.2 \rightarrow 40/32$
    - 1280 EM + 1280 Had
- Outputs
  - ◆ # EM & EM+H TTs > 4 Thr
    - also avail. by quadrant
  - ◆ Global  $E_T$  Sum & Missing  $E_T$





# Summary of Problems

- Signal rise > 132 ns
  - ◆ can cross threshold before peak  
→ trigger on wrong x'ing
  - ◆ affects high-Et events
- Poor Et-resolution
  - ◆ jet size > TT size
  - ◆ EM Et on TT boundaries
  - ◆ ICR Et not included
  - ◆ → slow turn-on curves



Trigger	Phys. Chan	Rate (kHz)
EM Trigger 1 TT > 10 GeV	W ® ev	9
Jet Trigger 2 TT > 4 GeV	ZH ® vvbb	2 (L = 5e32)



# L1 Cal Simulation




- Progress in Simulation
  - ◆ Run 2b L1Cal simulation integrated into DØ code
- New simulation results → Baseline Algo's

Item	Baseline
Digital Filter	Matched Filter + Peak Detector
Jet Algorithm	Sliding Windows parameters chosen <ul style="list-style-type: none"><li>• 2x2 RoI, 5x5 Decluster, 4x4 Cluster Et</li><li>• Note: this drives the TAB hardware</li></ul>
EM Algorithm	Sliding Windows with hadronic and EM isolation <ul style="list-style-type: none"><li>• specific parameter set implemented</li></ul>
Tau Algorithm	"Narrow Jet" w/ $E_t(2 \times 2)/E_t(4 \times 4) > \text{cut}$
ICR	Include ICR energies in Global Sums and Clusters <ul style="list-style-type: none"><li>• modest gains indicated from simulation</li></ul>



# Digital Filter

- Performance Criteria
  - ◆ latency, #params, satur.
  - ◆ Et-res, BC mis-ID, Dt
  - ◆ noise, phase, jitter, shape
- Algorithms Studied
  - ◆ Deconvolution FIR
  - ◆ Peak Detector
  - ◆ Matched Filt + Peak Det





# Digital Filter Algorithm



- Matched Filter + Peak Detector
  - ◆ Impulse filter      P Et
  - ◆ 3-Point Peak Detector      P Find peak
  - ◆ Strengths
    - linearity
    - robust against signal phase shift [-32ns - +32ns]
    - stable under modest saturation
  - ◆ Relative Weaknesses
    - latency can be large
    - does not resolve signals very close in time (few BC)
- Testing the Algorithm
  - ◆ currently: a few digital scope traces of signals
  - ◆ designing a “Splitter Board” to allow signals to be recorded while taking data with old system



# Jet Algorithm

- Algorithm parameters
  - ◆ ROI Size
  - ◆ Declustering Region Size  
comp's to find Local Max
  - ◆ Et Cluster Region
- Algorithms studied


Algo	ROI (TTs)	Declust (ROIs)	Et-Clist (TTs)
2,1,1	2x2	5x5	4x4
2,0,1	2x2	3x3	4x4
3,0,1	3x3	5x5	5x5
3,-1,1	3x3	3x3	5x5






# Jet Algo Comparisons

Turn-on curves : 2,1,1 algo vs current trigger




Jet efficiency as a function of rate




$L = 5e32$

Jet efficiency as a function of rate




Jet efficiency as a function of rate






# Jet Eff vs Rate


Selectivity on  $b\bar{b}h \rightarrow 4b$  events



Selectivity on  $ZH \rightarrow v\bar{v} + \text{jets}$  ( $mb=7.5$ )



Efficiency on  $t\bar{t} \rightarrow \text{jets}$  vs inclusive rate







		Rates (kHz)	
Trigger	Phys. Chan	no upgr	w/ upgr
EM Trigger 1 TT > 10 GeV	W® ev	9	0.5
Jet Trigger 2 TT > 4 GeV	ZH®vvbb	2	0.5

L1 Rate Limit: 5 kHz




# Position Matching to Jets






# 1<sup>st</sup> Look at Data !!!

2,1,1 algo vs current trigger, Moriond J/ $\psi$  sample



J/ $\psi$  mm  
Data Sample


2,1,1 algo vs current trigger, Moriond J/ $\psi$  sample







# EM Algorithm

- Algorithm parameters
  - ◆ ROI size
  - ◆ Decluster Region size
  - ◆ Et Cluster = ROI
  - ◆ EM Isolation
  - ◆ Hadronic Isolation
- Eff. vs Rate studies  
still under way
  - ◆ have chosen a conservative algorithm as baseline





# EM Algorithm Studies





- Important to understand effects of isolation requirements on EM algorithm
- EM Isolation Requirement
  - ◆  $E_t(\text{EM-ring}) < X$
- Had Isolation Requirement
  - ◆  $E_t(\text{EM-RoI})/E_t(\text{Had}) > f$
- Plots
  - ◆ for several iso. cuts
  - ◆ vary EM-RoI thresh to prod eff. vs. rate curves
  - ◆ plot eff. at a given rate for each iso. cut



# Tau Algorithm

- Tau's = Narrow Jets
  - ◆  $E_T(2 \times 2) / E_T(4 \times 4)$
- Simple Algo for base.
  - ◆ uses results of Jet Algo



Selectivity on  $H \rightarrow \tau\tau \rightarrow \text{dijets}$  (mb=7.5)






# Inter-Cryostat Region

- Extra detectors added in area where endcap and barrel cryostats meet
  - ◆ (ICR =  $0.8 < |h| < 1.5$ )
- These now available for L1 trigger
  - ◆ data sent physically as TTs at extreme  $+/- h$
- Issues:
  - ◆ add ICR to Global Sums
  - ◆ add ICR to clusters
  - ◆ the 1<sup>st</sup> is fairly easy  
the 2<sup>nd</sup> more difficult in hardware terms





# L1Cal Hardware Overview



Board	No	Input (h'f)	Output (h'f)	Purpose	Status
ACD/Dig. Filt.	80	4x4	4x4	digitize, filter, E-Et	in design
ADF Timing F'out	1	all	all	control of ADF	concep des.
Trig Algo Brd	8	40x9	31x4	algo's, Cal-Trk, sums	start layout
Global Algo Brd	1	all	all	TAB ctrl, sums, trig's	concep des.



# Who's Who in L1Cal

## Saclay

- ◆ Physicists:
- ◆ Engineers:

## Columbia/Nevis

- ◆ Physicists:
- ◆ Engineers:

## Michigan State

- ◆ Physicists:
- ◆ Engineers:

## + Postdocs and Students

## \* L1Cal Project Leaders

### ADFs/ADF Timing/Splitters

J.Bystricky, P.LeDu\*, E.Perez  
D.Calvet, I.Mandjavidze, M.Mur

### TABs/GABs

H.Evans\*, J.Parsons, M.Tuts  
J.Ban, B.Sippach


### Framework/Integration

M.Abolins\*, C.Brock, H.Weerts  
D.Edmunds, P.Laurens



# Data Routing

- System design driven by data sharing requirements of sliding windows algorithm
  - ◆ 2,1,1 Algo: data from 6x6 region to find one Local Max
    - ↗ lots of data sharing
  - ◆ ICR included in jets: each TAB must get all data in h
  - ◆ Simple design: ADFs send out 3 identical copies of their data
    - ↗ each TAB: inputs 40x9 – outputs 31x4 (edge effects)
- Serial Data transmission w/ MUXing
  - ◆  $2560 \times 3 = 7680$  separate signals
  - ◆ baseline = LVDS using National Channel-Link (de)serializers






# ADC-Digital-Filter Design

ADF Function	Cand. Comp / Comments
Analog Receiver	Analog Devices AD8138
Baseline Subtr/Offset	Maxim octal 12-bit serial DAC
Anti-Aliasing Filter	Passive RC comp's
10-bit Analog-to-Digital	Analog AD9218 (40 Mbps)
Digital Filter	Xilinx Vertex 2 - 500K gates
10-bit E ® 8-bit E <sub>T</sub>	0.25 GeV LSB
LVDS serializer	Channel Link DS90CR483 (48-8)

- 80 ADF boards
  - ◆ 6U VME
- 5 VME crates
  - ◆ Wiener 6023
  - ◆ custom b'plane
    - inputs, timing
  - ◆ VME interconnect





# ADF to TAB Transfer

## Transfer Data from ADFs to TABs Serially

- ◆ LVDS links
- ◆  $(16 \text{ EM} + 16 \text{ Had}) \times 8\text{-bits} / 132\text{ns} = 242 \text{ Mbytes/s}$

## 2 Solutions Considered

### — LVDS on FPGA

- + elegance, flexibility
- + lower comp. count
- constrains design


### — Use custom LVDS chipsets

- + simple, factorizable
- use existing mux's
- ◆ Must match solution to available cables

### Baseline = Custom LVDS chips

- Drivers/Receivers
  - ◆ 48:8 / 8:48 National Channel-Link chipset
    - use only 32:6
  - ◆ Data Input: 60.6 MHz
  - ◆ Data Output: 364 Mbit/s
  - ◆ Chips rated to 672 MHz
    - Atlas demo 480 MHz over 20 m cables
  - ◆ Unit Cost: \$11
- Cables/Connectors
  - ◆ 6 data-pairs, Clk, Frame, Parity, data select
  - ◆ AMP w/ 2 mm hard-metric connectors
  - ◆ Unit Cost: ~\$75

# Algorithm Board Design




- 8 TABs
  - ◆ dbl-wide - 9U VME
- 1 Crate
  - ◆ VME CPU
  - ◆ GAB



# Algorithm Board Comp's

TAB Function	Component
LVDS Inputs from ADF	Channel Link - DS90CR484 (8-48)
Sliding Windows <ul style="list-style-type: none"><li>• resynch 8 to 12-bit</li><li>• EM, Jet, Tau, Algo</li><li>• generate Cal-Trk output</li><li>• L2/L3 Buffering</li></ul>	Altera Stratix - EP1s10F780C6
Global <ul style="list-style-type: none"><li>• Cluster counts &amp; sums</li><li>• output to Cal-Trk</li></ul>	Altera Stratix - EP1s10F780C6
LVDS Output to GAB	Channel Link
G-Link Fiber Output to L2/L3	G-Link Transmitter
Serial Link DB Output to Cal-Trk	existing DB from U Arizona




# Intra-TAB Data Routing




# Serial Architecture

Serial Compare



LM finding needs


- $A > B$
- $A = B$





# Serial EM Algorithm

əm /əmwindow





# Other Electronics

- ADF Timing Distribution
  - ◆ fans out subset of f'wrk timing & control signals to ADFs
    - uses existing SCL rcvr
  - ◆ conceptual design w/ signals needed specified
  - ◆ still under discussion - where to put this card
- Splitters
  - ◆ needed to get high-stat's Cal signals for digital filter studies
  - ◆ must be an active splitter
  - ◆ design done - layout started
  - ◆ will be installed in next long shutdown
- Global Algorithm Board
  - ◆ Final summing of partial sums from TABs
  - ◆ Forms trigger terms from sums and cluster counts
  - ◆ Transmits trigger terms to Framework
  - ◆ Sends timing & control signals to TABs
    - uses existing SCL rcvr
  - ◆ Conceptual design started
    - signal set specified
    - needs final TAB design
  - ◆ Main Issue
    - how to perform signal fanout
    - cables?, backplane?



# Integration

Stage	Tasks
Proto/Pre-prod	<p>Based on experience with other systems (STT)</p> <ul style="list-style-type: none"><li>• Verify ADF-TAB-GAB communication</li><li>• Integrate with DØ Framework / DAQ</li><li>• Shakedown online software</li><li>• Goal: demonstrate that L1Cal functions in DØ</li></ul>
Final Install	<p>Detailed plan from D.Edmunds (Run IIa)</p> <ul style="list-style-type: none"><li>• Remove old L1Cal</li><li>• Install cables</li><li>• Populate crates (largely outside of MCH)</li><li>• “Physics” commissioning w/ beam</li></ul>
<p>* all groups will participate in all integration tasks</p>	



# Conclusions

- L1 Cal System well under way
  - ◆ baseline algorithms chosen for all elements
  - ◆ design work started on all components
  - ◆ some in layout phase
- Simulations indicate that new L1Cal is crucial to achieve Run IIb Physics Goals

L = 5e32		Rates (kHz)	
Trigger	Phys. Chan	no upgrade	w/ upgrade
EM Trigger 1 TT > 10 GeV	W ® ev	9	0.5
Jet Trigger 2 TT > 4 GeV	ZH ® vvbb	2	0.5