"I love deadlines. I love the whooshing noise they make as they go by." (Douglas Adams)
DØ Level 1 CFT/CPS/FPS Trigger
Commissioning Home Page
System Overview diagram
News, L1CTT meeting minutes:
- L1CTT March_5, 2002
- L1CTT March_12, 2002
- L1CTT March_19, 2002
- L1CTT March_26, 2002
- L1CTT April_2, 2002
- L1CTT April_9, 2002
- L1CTT April 16, 2002
- L1CTT April 24, 2002 (Collaboration Meeting)
- L1CTT April 30, 2002
- L1CTT May 7, 2002
- L1CTT May 14, 2002
- L1CTT May 21, 2002
- L1CTT May 28, 2002
- L1CTT June 4, 2002
- L1CTT June 18, 2002
- L1CTT June 25, 2002
- L1CTT July 2, 2002
- L1CTT July 16, 2002
- L1CTT July 23, 2002
- L1CTT July 30, 2002
- L1CTT August 6, 2002
- L1CTT August 13, 2002
- L1CTT August 20, 2002
- L1CTT August 27, 2002
- L1CTT September 3, 2002
- L1CTT September 10, 2002
- L1CTT September 17, 2002
- L1CTT September 24, 2002
- L1CTT October 1, 2002
- L1CTT October 8, 2002
- slides for the L1CTT Status Report at the DØ collaboration meeting October 11, 2002
- L1CTT October 15, 2002
- L1CTT October 22, 2002
- slides for the L1CTT Report to the DØ Advisory Council October 25, 2002
- L1CTT October 29, 2002
- L1CTT November 5, 2002
old L1CTT commissioning material
Sub-Projects
DFE Hardware:
DFE Hardware: Crates:
(PC03 and PC04 are north, PC19/20 south, and PW03 is west; crate numbers start with 0 = top crate) (note that the 'power supply people' seem to count from 1, and that the 1553 gang calls crates A, B, C, D....). Numbers in brackets are the IOC/bus number on 1553 controller d0ctl36; all DFECs are set to RT 24 (see map).- PC03-2 (55/0): DFEAs (CFT/CPS axial)
- PC03-3 (55/3): DFEAs (CFT/CPS axial)
- PC04-2 (55/2): Mixer Box
- PC19-2 (58/0): CPS/FPS (4 DFES + 8 DFEF)
- PC20-2 (55/1): CPS/FPS (8 DFEF, 4 FPSS, 1 FPTT)
- PW03-0 : MTM (non-DFE crate), see below
- PW03-1 (58/2): STSX, STOV (Silicon)
- PW03-2 (55/1): CTOC, CTQD, CTTT, FPTT
1553 bus and RT map for SciFi tracker and preshowers.
Modules:
All modules are installed.Nov.2002: Transition boards with G-link are being replaced by a new version with local clock to reduce the G-link error rate.