

VI. CONCLUSION

This document represents the status of the D0 Muon Electronics Upgrade as of 6-30-97, a point at which only the prototype MRC exists. The progress on the designs follows approximately their position in the signal chain from the front ends to the data acquisition modules. The SRC and MDRC are the least advanced of the designs, while the FEB and CB prototypes are in the PCB layout phase. Undoubtedly the details of these designs will evolve to a small extent through prototype and production versions. The overall strategy of the project is clearly defined and understood, with the expectation that no major departures from the presented designs are anticipated. The expectation is that in approximately six months, prototypes of most the elements will be in hand.

VII. REFERENCES

- [1] S.Abachi et al., "The D0 Detector," *Nucl. Instr. and Meth.* A338, pp.185-253, 1994.
- [2] D0 Collaboration. "The D0 Upgrade. The detector and its physics.," Fermilab preprint, FERMILAB-PUB-96-357-E, October 1996.
- [3] K.Johns et al., "D0 Muon Level 1 Trigger System," Technical Design Report, Fermilab 1997.
- [4] M.Fortner et al., "D0 Muon Level 2 Trigger System" Technical Design Report, Fermilab 1997.
- [5] B.Baldin, et al. "D0 Upgrade Muon Electronics Design," *IEEE Trans. on Nuclear Science*, Vol.42, No.4, pp 736-742, August 1995.
- [6] R.Jayanti, et al. "The D0 Muon System Upgrade," D0 Note #2780, Fermilab, January 30, 1996.
- [7] Y.Arai, F.Sudo and T.Emura., "Developments of Time Memory Cell VLSI's," KEK Preprint 93-49, June 1993 H.
- [8] B.Baldin, et al. "D0 Muon Readout Electronics Design," *IEEE Trans. on Nuclear Science*, Vol.44, No.3, pp 363-369, June 1997.
- [9] J.A.Wightman. Private communication. "Upgrade Simulations Report," Fermilab, October 22, 1996.
- [10] D.Edmunds. Private communication. "Serial Command Link Description, D-Zero Run II Trigger DAQ System," Revised April 24, 1997, Fermilab.

- [11] B.Baldin, S.Hansen. Private communication. "D0 DAQ Geographic Section Specification," Updated December 20, 1996, Fermilab.
- [12] K.Johns. Private communication. "I/O Specification for Serial Transmitter Daughter Board (PCB-0140-XMIT)," Revised May 21, 1997, Fermilab.
- [13] Y.Arai. Private communication. "TMC304 (TEG3) Users's Manual," Ver. 1.4 November 13, 1996, KEK, National Laboratory for High Energy Physics.
- [14] B.Baldin et al., "D0 Muon System Upgrade Front End Electronics," D0 Note #2370, Fermilab, December 1, 1994.
- [15] B.Baldin, N.Bojko, V.Glebov et al. "Electronics of the SAMUS spectrometer for D0 detector," Preprint IHEP 92-03 Protvino, D0 Note 1655, March 30, 1993.
- [16] R.Goodwin, R.Florian, M.Jonson et al. "Initial operation and current status of the Fermilab D0 VME based hardware control and monitor system," *Nucl. Instr. and Meth.* A293 (1990) pp. 125-129.
- [17] B.Baldin, S.Hansen "Proposed timing scheme for D0 detectors in Run II," D0 Note #2708, July 7, 1995.
- [18] M.A.Baturitsky et al. *Nucl. Instr. and Meth.* A 378 (1996) 570-576.
- [19] M.A.Baturitsky et al. *Nucl. Instr. and Meth.* A 352 (1995) 604-609.
- [20] G. Alexeev, B. Baldin, D. Denisov, S. Hansen, V. Tokmenin. "On-Chamber Electronics for Muon Iarocci Mini-Drift Tubes (Technical Specification)," D0 Note #2870, April 2, 1996.
- [21] B.Baldin, D.Denisov, V.Golovtsov, S.Hansen, P.Neustroev, L.Uvarov. "Mini-Drift Tube Digitizing Card Specification," D0 Note #2988, September 17, 1996.
- [22] S.Hansen. Private Communication. "Muon System Accelerator Timing Signal Transmission," April 17, 1997.